aboutsummaryrefslogtreecommitdiffhomepage
AgeCommit message (Collapse)Author
2021-01-15Prevent linker from stripping exports on Linuxlinux_linker_hackAndrzej Janik
2021-01-08Add empty implementation of cuDeviceGetLuid (#30)Andrzej Janik
This function is required by recent versions of CUDA runtime on Windows
2021-01-08Regenerate SPIR-V tests (#29)Andrzej Janik
In one of the previous commits we made a change to mark ld/st as aligned. This change was not propagated to test files
2021-01-08Improve build procedure and instructions (#28)Andrzej Janik
Fixes issues pointed out in #27: * spirv_tools-sys was build in non-test profiles * By default ZLUDA dll has a wrong name * We relied on third-party OpenCL installation on Windows * We encouraged building debug configuration * We didn't provide build information for developers (cmake, python, submodules)
2021-01-03Fix Windows ZLUDA injector (#26)Andrzej Janik
Fix various bugs in injector and redirector, make them more robust and enable building them by default
2021-01-03Merge commit '4b96dbc8f49c5ae00c96935e0b576df88a5d8af9'Andrzej Janik
2021-01-03Squashed 'ext/detours/' changes from 39aa864..36b69b9Andrzej Janik
36b69b9 Make Detours MinGW Clang-compatible git-subtree-dir: ext/detours git-subtree-split: 36b69b971888b2ca0c5913563bae011efaa4a42e
2021-01-03Merge commit 'dabc40cb19bf4e297c32284d26c74adbd6775e49' as 'ext/detours'Andrzej Janik
2021-01-03Squashed 'ext/detours/' content from commit 39aa864Andrzej Janik
git-subtree-dir: ext/detours git-subtree-split: 39aa864d2985099c8d847e29a5fb86618039b9c4
2020-12-29Add building only CI (#25)Takeshi Watanabe
Testing isn't working yet because some tests require live Intel GPU and live NVIDIA GPU
2020-12-12Fix builtins generation, mark ld/st as aligned (#22)Andrzej Janik
Two changes: * Fixes to builtins generation that I forgot to include in #21 * Marking of ld/st as aligned - this gives a big performance boost in GeekBench SFFT
2020-12-11Fix SPIR-V code generation for PTX special registers (#21)Andrzej Janik
We currently directly map PTX special registers: %ntid, %tid, etc. to SPIR-V builtins with type OpTypeVector %uint 4. This is wrong and leads to a silent corruption, which fails e.g. Depth of Field in GeekBench
2020-12-09Refactor how vectors are handled (#20)vosen
Current code has a problem with handling vector members: "b.x" in "mov.u32 a, b.x". This functionality has been kinda tacked-on and has annoying issues: * vector members support is only limited to being source of movs (so "add.u32 a.x, b.x, c.y" will not work) * the width of "b" in "b.x" is not known, which led to some "interesting" workarounds * passes can either convert all member accesses to other member accesses or to temporaries. No way to convert some member accesses to temporaries (which we need for an important fix) This commit solves all this
2020-11-29Merge pull request #15 from nilsmartel/patch-2vosen
Fix small typo
2020-11-29Merge pull request #14 from ritschwumm/patch-1vosen
fix typo in readme
2020-11-27Fix small typoNils Martel
2020-11-27fix typo in readmeritschwumm
2020-11-24Update wording, add licenseAndrzej Janik
2020-11-23Update README with links to GeekBench resultsv1Andrzej Janik
2020-11-23Append short project name to the device if there's not enough space for long ↵Andrzej Janik
name
2020-11-23Change wording slightlyAndrzej Janik
2020-11-23Add graph with Geekbench resultsAndrzej Janik
2020-11-23Add README and rebuild .spv libraryAndrzej Janik
2020-11-23Remove temporary fileAndrzej Janik
2020-11-23Rename everythingAndrzej Janik
2020-11-23Throw away useless stuffAndrzej Janik
2020-11-22Fix typo in selpAndrzej Janik
2020-11-22Add 8bit memsetAndrzej Janik
2020-11-21Fix linking with shl/shr, add memset on host and support __assertfailAndrzej Janik
2020-11-21Fix problems with linkingAndrzej Janik
2020-11-20Fix buggy handling of u8 shared memoryAndrzej Janik
2020-11-19Implement stateless-to-stateful optimizationAndrzej Janik
2020-11-14Support more property queriesAndrzej Janik
2020-11-12Add back erroneously removed functionalityAndrzej Janik
2020-11-12Refactor host code to use one big lockAndrzej Janik
2020-11-07Append project URL to device name and add few missing CUDA v1 functionsAndrzej Janik
2020-11-07Fix ftz behavior slightlyAndrzej Janik
2020-11-06Implement instructions bfe, rem, xorAndrzej Janik
2020-11-05Implement instructions clz, brev, popcAndrzej Janik
2020-11-05Fix same width float-to-float conversionsAndrzej Janik
2020-11-05Fix issues with .param/.local and implement sin, cos, ex2, lg2Andrzej Janik
2020-11-01Implement neg instructionAndrzej Janik
2020-11-01Implement div, sqrt, rsqrt and more of setpAndrzej Janik
2020-10-31Implement atomic instructionsAndrzej Janik
2020-10-26Add support for fma instructionAndrzej Janik
2020-10-26Implement selp instructionAndrzej Janik
2020-10-26Add support for and instructionAndrzej Janik
2020-10-26Support float constantsAndrzej Janik
2020-10-25Implement ftz handling through Intel extensionAndrzej Janik
2020-10-25Implement ftz handling through Khronos extensionsAndrzej Janik
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 01:03:09 +0000