aboutsummaryrefslogtreecommitdiffhomepage
path: root/src/machine/board_lorae5.go
diff options
context:
space:
mode:
authorOlivier Fauchon <[email protected]>2021-11-20 21:08:42 +0100
committerRon Evans <[email protected]>2021-11-26 14:15:11 +0100
commitb0fce80b5068cd321367dd30b5650adefb69a0c2 (patch)
treef49a67b49f238f73468ebb4609b75b611dc67cd1 /src/machine/board_lorae5.go
parent718746dd21dbd9ac5a93ee57e3fef42fa7a9fa57 (diff)
downloadtinygo-b0fce80b5068cd321367dd30b5650adefb69a0c2.tar.gz
tinygo-b0fce80b5068cd321367dd30b5650adefb69a0c2.zip
Improvements for stm32wle targets :
- board/stm32: Add STM32 Nucleo WL55JC board - stm32/stm32wl: Set 48Mhz HSE32/PLL as default Clock, SPI implementation
Diffstat (limited to 'src/machine/board_lorae5.go')
-rw-r--r--src/machine/board_lorae5.go9
1 files changed, 7 insertions, 2 deletions
diff --git a/src/machine/board_lorae5.go b/src/machine/board_lorae5.go
index d6634b4a8..040e9c09d 100644
--- a/src/machine/board_lorae5.go
+++ b/src/machine/board_lorae5.go
@@ -9,8 +9,8 @@ import (
)
const (
- LED1 = PB5
- LED = LED1 // Default LED
+ // We assume a LED is connected on PB5
+ LED = PB5 // Default LED
)
// SubGhz (SPI3)
@@ -46,6 +46,11 @@ var (
RxAltFuncSelector: AF7_USART1_2,
}
DefaultUART = UART0
+
+ // SPI
+ SPI3 = SPI{
+ Bus: stm32.SPI3,
+ }
)
func init() {