aboutsummaryrefslogtreecommitdiffhomepage
path: root/targets/riscv.json
AgeCommit message (Expand)Author
2022-06-16compiler: implement recover() built-in functionAyke van Laethem
2022-04-11Also disable asynchronous unwind tablesElliott Sales de Andrade
2021-11-07all: add target-features string to all targetsAyke van Laethem
2021-10-05riscv: switch to tasks-based schedulerAyke van Laethem
2021-09-28all: use -opt flag for optimization level in CFlags (-Os, etc)Ayke van Laethem
2021-04-19builder: hard code Clang compilerAyke van Laethem
2021-03-29gdb: enable to specify multiple candidates for gdbsago35
2020-10-02runtime: move/refactor some GC-related codeAyke van Laethem
2020-07-08riscv: refactor assembly files to support RV64 and F extensionYannis Huber
2020-07-08riscv: fix offset in 64bit schedulerYannis Huber
2020-07-08maixbit (uart): serial is working with echo exampleYannis Huber
2020-07-08Changes according to @aykevl's feedbackYannis Huber
2020-07-08Split RISC-V targets into 32/64-bitYannis Huber
2020-06-08risc-v: add support for 64-bit RISC-V CPUsYannis Huber
2020-04-07runtime (gc): scan callee-saved registers while marking stackJaden Weiss
2020-03-22all: include picolibc for bare metal targetsAyke van Laethem
2019-12-14riscv: add support for compiler-rtAyke van Laethem
2019-12-07targets: add hifive1-qemu for testing RISC-V bare metal in QEMUAyke van Laethem
2019-12-07riscv: use LLVM tools instead of GNU toolchainAyke van Laethem
2019-08-04all: use baremetal build tagAyke van Laethem
2019-07-07all: add HiFive1 rev B board with RISC-V architectureAyke van Laethem