aboutsummaryrefslogtreecommitdiffhomepage
path: root/ptx/src/test/spirv_run/alloca_call.ll
diff options
context:
space:
mode:
Diffstat (limited to 'ptx/src/test/spirv_run/alloca_call.ll')
-rw-r--r--ptx/src/test/spirv_run/alloca_call.ll26
1 files changed, 14 insertions, 12 deletions
diff --git a/ptx/src/test/spirv_run/alloca_call.ll b/ptx/src/test/spirv_run/alloca_call.ll
index e6a9d6f..aae7a91 100644
--- a/ptx/src/test/spirv_run/alloca_call.ll
+++ b/ptx/src/test/spirv_run/alloca_call.ll
@@ -2,9 +2,7 @@ target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:3
target triple = "amdgcn-amd-amdhsa"
define protected amdgpu_kernel void @_Z13callback_onlyIdEvPvS0_10callback_tx(ptr addrspace(4) byref(i64) %"42", ptr addrspace(4) byref(i64) %"43", ptr addrspace(4) byref(i64) %"44", ptr addrspace(4) byref(i64) %"45") #0 {
-"58":
%"22" = alloca i1, align 1, addrspace(5)
- store i1 false, ptr addrspace(5) %"22", align 1
%"7" = alloca i1, align 1, addrspace(5)
%"8" = alloca double, align 8, addrspace(5)
%"9" = alloca double, align 8, addrspace(5)
@@ -14,6 +12,10 @@ define protected amdgpu_kernel void @_Z13callback_onlyIdEvPvS0_10callback_tx(ptr
%"13" = alloca i64, align 8, addrspace(5)
%"46" = alloca i64, align 8, addrspace(5)
%"48" = alloca [4 x i32], align 16, addrspace(5)
+ br label %1
+
+1: ; preds = %0
+ store i1 false, ptr addrspace(5) %"22", align 1
%"50" = load i64, ptr addrspace(4) %"42", align 8
store i64 %"50", ptr addrspace(5) %"10", align 8
%"51" = load i64, ptr addrspace(4) %"43", align 8
@@ -29,30 +31,30 @@ define protected amdgpu_kernel void @_Z13callback_onlyIdEvPvS0_10callback_tx(ptr
%"30" = load i1, ptr addrspace(5) %"7", align 1
br i1 %"30", label %"6", label %"18"
-"18": ; preds = %"58"
+"18": ; preds = %1
%"31" = load i64, ptr addrspace(5) %"11", align 8
- %"60" = getelementptr inbounds i8, ptr addrspace(5) %"46", i64 0
- store i64 %"31", ptr addrspace(5) %"60", align 8
+ %"59" = getelementptr inbounds i8, ptr addrspace(5) %"46", i64 0
+ store i64 %"31", ptr addrspace(5) %"59", align 8
%"32" = load i64, ptr addrspace(5) %"11", align 8
- %0 = inttoptr i64 %"32" to ptr
- %"21" = call [4 x i32] %0()
+ %2 = inttoptr i64 %"32" to ptr
+ %"21" = call [4 x i32] %2()
store [4 x i32] %"21", ptr addrspace(5) %"48", align 4
- %"62" = getelementptr inbounds i8, ptr addrspace(5) %"48", i64 0
- %"19" = load <2 x double>, ptr addrspace(5) %"62", align 16
+ %"61" = getelementptr inbounds i8, ptr addrspace(5) %"48", i64 0
+ %"19" = load <2 x double>, ptr addrspace(5) %"61", align 16
%"33" = extractelement <2 x double> %"19", i32 0
%"34" = extractelement <2 x double> %"19", i32 1
store double %"33", ptr addrspace(5) %"8", align 8
store double %"34", ptr addrspace(5) %"9", align 8
%"35" = load double, ptr addrspace(5) %"8", align 8
%"36" = load double, ptr addrspace(5) %"9", align 8
- %1 = insertelement <2 x double> undef, double %"35", i32 0
- %"20" = insertelement <2 x double> %1, double %"36", i32 1
+ %3 = insertelement <2 x double> undef, double %"35", i32 0
+ %"20" = insertelement <2 x double> %3, double %"36", i32 1
%"37" = load i64, ptr addrspace(5) %"10", align 8
%"57" = inttoptr i64 %"37" to ptr addrspace(1)
store <2 x double> %"20", ptr addrspace(1) %"57", align 16
br label %"6"
-"6": ; preds = %"18", %"58"
+"6": ; preds = %"18", %1
ret void
}